



Lorenz Kolb, Missing Link Electronics

Testkonzepte für FPGA/ASIC-Entwicklung nach 50 Jahren Moore's Law

We are

a Silicon Valley based technology company with offices in Germany. We are partner of leading electronic device and solution providers and have been enabling key innovators in the automotive, industrial, test & measurement markets to build better Embedded Systems, faster.

Our Mission is

To develop and market technology solutions for Embedded Systems
Realization via pre-validated IP and expert application support, and to combine off-the-shelf FPGA devices with Open-Source Software for dependable, configurable Embedded System platforms

Our Expertise is

I/O connectivity and acceleration of data communication protocols, additionally opening up FPGA technology for analog applications, and the integration and optimization of Open Source Linux and Android software stacks on modern extensible processing architectures.

Testkonzepte für FPGA/ASIC-Entwicklung nach 50 Jahren Moore's Law

▶ Dipl.-Ing. Lorenz Kolb

Missing Link Electronics

Lorenz.Kolb@MissingLinkElectronics.com

Missing Link Electronics – Lorenz Kolb




- Diplom-Ingenieur Elektrotechnik Universität Ulm, 2008
- Co-Founder Missing Link Electronics
- Expertise
 - Flash Memory Testing
 - UFS
 - PCIe
 - SATA
 - SAS
 - Video Processing
 - Highspeed IO

Testing in Microelectronics has a Different Meaning


Typical meaning in micro-electronics design (“chip” design) of

- Validation = Checking the correctness of the specification (timing behavior, performance, resource needs, etc).
- Verification = Checking the correctness of the implementation against the specification.
- Test = Checking that the “chip” was manufactured correctly in the fab.




System-on-Chip (SoC) Design Phases

Time spent on different phases in a typical SoC design project
(shown as a linear diagram, although SoC is a highly iterative process)




Moore's Law in Two Pictures


1958 IC - 1 Transistor
(Jack Kilby's first IC)




2015 IC - 4 billion transistors
(IBM Power8 CPU)



Moore's Law - 50 years and counting (1)




Moore's Law – 50 years and counting (2)



Choices for Implementing Digital Processing

Source: T.Noll, RWTH Aachen



Choices for Implementing Optimized Digital Processing

Application Specific Integrated Circuits (ASIC) or System-on-Chip (SoC)

- Cost of design (NRE > \$50m)
- Cost of failure (> \$1m per re-spin) drives verification needs (man years)
- Cost of test (CAPEX)

- 1st chip costs \$100m , every other chip costs \$1

Typically for „Big Boys“ only with large volume (Apple with >100 mio units)


Field-Programmable Gate-Arrays (FPGA)

- Cost of design (few man years)
- Low cost of failure because of reconfigurability in the field relaxes verification needs towards a more software-like debugging approach
- No extra cost of test
- 1st chip costs \$100, every other chips costs \$100

Cost efficient for small to medium projects in small to large companies.

FPGA as All-Programmable System-on-Chip

- Programmable I/Os (LVTTTL, LVDS, High-Speed SerDes)
- Programmable logic functions (State machines and dataflow)
- Programmable block interconnect (Buses and Network-on-Chip)
- Programmable Fixed-Function Processing (Ethernet MAC, Video Codecs)
- Programmable CPUs (for software processing with or w/o Operating Systems)



Modern FPGAs Enable On-Chip-Debug and Verification

- FPGA is not the DUT!
- FPGA can be the DUT plus the TestBench plus extra on-chip debug
- With on-chip logic analyzers, or on-chip custom debug circuitry, you can analyze and fix your DUT without messy extra hardware setups!



Agile Design and Verification for Modern FPGAs


Abstraction Layer	Example	Design	Verification
Board Level	PCB, chipsets, interfaces, media, etc.	PCB, System Design	Rapid Prototyping In System Debugging
Electronic System Level (ESL)	System-on-Chip	GUI, memory map, buses, NetworkOnChip	System C models, Bus Functional Models
Functional Blocks	H.264, FEC, AES	In-house or 3rd party IP-Core, High-Level Synthesis	Debug, HighLevel SIM, Co-Simulation
Digital Logic	FSM, control- and dataflow	VHDL, Verilog, SystemVerilog	RTL Simulation, Logic Analyzer
I/O	LVTTL, LVDS, MGT	VHDL, Verilog, Dynamic Reconfiguration Ports	Eye diagrams, Network Analyzer, Oscilloscope

Design and Verification for FPGAs - I/O Programming

MGT/BERT Settings	DRP Settings	Port Settings	RX Margin Analysis	
	GTH_X1Y12	GTH_X1Y13	GTH_X1Y14	GTH_X1Y15
MGT Link Status	2.996 Gbps	3.0 Gbps	2.996 Gbps	3.0 Gbps
PLL Status	CPLL LOCKED	CPLL LOCKED	CPLL LOCKED	CPLL LOCKED
Loopback Mode	Near-End PCS	Near-End PMA	Near-End PCS	Near-End PMA
Channel Reset	Reset	Reset	Reset	Reset
TX/RX Reset	TX Reset RX Reset	TX Reset RX Reset	TX Reset RX Reset	TX Reset RX Reset
TX Polarity Invert	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
TX Error Inject	Inject	Inject	Inject	Inject
TX Diff Output Swing	250 mv (0000)	250 mv (0000)	250 mv (0000)	250 mv (0000)
TX Pre-Cursor	0.00 db (00000)	0.00 db (00000)	0.00 db (00000)	0.00 db (00000)
TX Post-Cursor	0.00 db (00000)	0.00 db (00000)	0.00 db (00000)	0.00 db (00000)
RX Polarity Invert	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Termination Voltage	0V0	0V0	0V0	0V0
RX Common Mode	800 mv	800 mv	800 mv	800 mv
BERT Settings				
TX Data Pattern	PNBS 7-bit	PNBS 7-bit	PNBS 7-bit	PNBS 7-bit
RX Data Pattern	PNBS 7-bit	PNBS 7-bit	PNBS 7-bit	PNBS 7-bit
RX Bit Error Ratio	2.379E-002	2.354E-012	2.379E-002	2.889E-011
RX Received Bit Count	4.799E011	4.247E011	3.869E010	3.462E010
RX Bit Error Count	1.142E010	0.000E000	9.203E008	0.000E000
- BERT Reset	Reset	Reset	Reset	Reset
Clocking Settings				
TXUSRCLK Freq (MHz)	93.77	93.77	93.77	93.77
TXUSRCLK2 Freq (MHz)	93.77	93.77	93.77	93.77
RXUSRCLK Freq (MHz)	93.65	93.77	93.65	93.77


Design and Verification for FPGAs - I/O Verification

Bit Error Ratio



Design and Verification for FPGAs – Digital Logic Design

- Typically Hardware Description Languages (HDL) are used such as Verilog and VHDL.
- Designer must describe all 4 dimensions: functionality, structure, parallelism, timing




Bus Timing for a Read Operation

```
ENTITY counter IS
    PORT(count_val: OUT integer;
         clk: INOUT BOOLEAN);
END ENTITY counter;

ARCHITECTURE proc OF counter IS
    SIGNAL cnt: integer;
BEGIN
    p: PROCESS
    BEGIN
        WAIT ON clk'event and clk='1';
        cnt <= cnt+1;
    END PROCESS p;


    count_val <= cnt;
END ARCHITECTURE proc;
```


Design and Verification for FPGAs – Digital Logic Verification



Design and Verification for FPGAs – Functional Block Design

Use of High-Level Synthesis enables functional IP block design in C, C++, SystemC



Design and Verification for FPGAs – Functional Block Verification

■ Starts at C


- C
- C++
- SystemC

■ Produces RTL

- Verilog
- VHDL
- SystemC


■ Automates Flow

- Verification
- Implementation




Design and Verification for FPGAs – ESL Design

ESL design is the art of re-using, combining and integrating proper functional blocks.
But: “Don’t design a printer by putting a monitor on top of a copier!”



Design and Verification for FPGAs – ESL Verification

Virtual Prototyping allows to run the full system (hardware and software) on your PC




Design and Verification for FPGAs – Board Level Design



Design and Verification for FPGAs – Board Level Verification

- Hardware in the loop
- System in the loop



Conclusion

- Complexity grows exponentially
- Multiple dimensions of testing for HDL
 - Simulation of submodules
 - Co-Simulation with Software
 - In system analysis and debug
 - Board level testing and verification
 - Post production verification and classification
- FPGAs allow post production fixes

Contact Information

Missing Link Electronics GmbH
Industriestrasse 4
89231 Neu-Ulm
Phone DE: +49 (731) 141149-0

Missing Link Electronics, Inc.
15711 E Alta Vista
San Jose, CA 95127
Phone US: +1 (408) 457-0700

www.MLEcorp.com

