Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

      X
      CONTACT MLE
      • Home
      • Network Acceleration

      # Network Acceleration

      MLE & Intel PSG Optimize NPAP for Intel HyperFlex Architecture

      MLE & Intel PSG Optimize NPAP for Intel HyperFlex Architecture

      Feb 19, 20223 years ago

      As the outcome of joint engineering collaboration between Intel PSG and MLE Germany, an new version of NPAP, the TCP/UDP/IP Full Accelerator from Fraunhofer HHI was released by MLE. This…

      CORUNDUM – From a NIC to a Platform for In-Network Compute

      CORUNDUM – From a NIC to a Platform for In-Network Compute

      Jan 30, 20223 years ago

      Presentation at FOSDEM’22, February 5-6, 2022 This joint presentation between Alex Forencich, UC San Diego, and Ulrich Langenbach, MLE, provides an introduction to the corundum project, implementing a 100 GbE…

      MLE Releases NPAP for MicroSemi PolarFire

      MLE Releases NPAP for MicroSemi PolarFire

      Oct 27, 20213 years ago

      In response to customer requests, MLE has ported NPAP-10G, the low-latency TCP/UDP/IP Full Accelerator for 10 Gigabit Ethernet to MicroSemi PolarFire FPGAs. MLE is now working with partner MicroSemi and…

      Deterministic Networking with TSN-10/25/50/100G

      Deterministic Networking with TSN-10/25/50/100G

      Dec 4, 20204 years ago

      MLE presents “Deterministic Networking with TCP-TSN-Cores for 10/25/50/100 Gigabit Ethernet” in Technical Brief MLE-TB20201203.

      MLE Releases Update V1.4.9 for 10/25/40/50G TCP/IP Stack

      MLE Releases Update V1.4.9 for 10/25/40/50G TCP/IP Stack

      May 19, 20205 years ago

      Missing Link Electronics (MLE) has released update V1.4.9 for the network acceleration technology from German Fraunhofer Heinrich-Hertz-Institute. Changes include various fixes for corner cases and to enhance support for the…

      MLE Releases 10/25 Gig Ethernet NPAP for Intel Stratix 10 FPGAs

      MLE Releases 10/25 Gig Ethernet NPAP for Intel Stratix 10 FPGAs

      Feb 9, 20205 years ago

      With great support from the Intel PSG Team Europe, MLE has ported the 10/25 Gigabit Ethernet Network Protocol Acceleration Platform (NPAP) based on the TCP/UDP/IP Network Protocol Accelerator from Fraunhofer…

      Network Protocol Acceleration with CAPI SNAP

      Network Protocol Acceleration with CAPI SNAP

      Oct 4, 20186 years ago

      Presentation at IBM OpenPOWER Summit Europe 2018 in Amsterdam, NL. Addressing Network Protocol Acceleration for IBM OpenPOWER Power8 and Power9 with the Coherent Accelerator Processor Interface (CAPI) Storage, Networking and…

      Fraunhofer HHI and MLE to Collaborate on 25/50G Ethernet MAC

      Fraunhofer HHI and MLE to Collaborate on 25/50G Ethernet MAC

      Sep 28, 20177 years ago

      German Fraunhofer Heinrich-Hertz-Institute (HHI) and MLE collaborate to enhance Fraunhofer HHI's Low-Latency Ethernet MAC and TCP/IP Stack to support Xilinx UltraScale+ GTY Transceiver Technology for 25/50 Gig Ethernet.  

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      Dec 14, 20159 years ago

      Presentation at the DESY MTCA Workshop for Industry and Research in Hamburg Hardware-acceleration of networking protocol stacks, enabled to be optimized for specific applications and underlying network protocols, going beyond…

      High-Level Synthesis for FPGA Implementation of Network Protocols

      High-Level Synthesis for FPGA Implementation of Network Protocols

      Feb 24, 201510 years ago

      Presentation at the Embedded World Conference 2015 Combining network protocol acceleration technology from Fraunhofer HHI with Vivado HLS for programming Xilinx Zynq All Programmable SoC. (download slides)