Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

      X
      CONTACT MLE

      Technical Publications

      MLE has been invited to numerous international seminars and webinars to share our experience in FPGA development using advanced PCI Express, TCP/UDP/IP stacks, and low-latency IP-core technologies for network and storage acceleration. Here we share the full technical articles and slides of the up-to-date presentations.

      ASSPs selber bauen (German)

      ASSPs selber bauen (German)

      Aug 7, 201212 years ago

      Konferenz für ARM-Systementwicklung 2012 ASSPs selber bauen (German) (download PDF) ZYNQ-7000 series Extensible Processing Platform (EPP)enables to build in-house, optimized Application Specific Standard Processors (ASSP) with low-power, dual-core ARM Cortex…

      Design Choices for FPGA-based SoCs When Adding a SATA Storage

      Design Choices for FPGA-based SoCs When Adding a SATA Storage

      Aug 7, 201212 years ago

      Embedded World 2013 Design Choices for FPGA-based SoCs (download slides) When Adding a SATA Storage (download technical paper) Extend the Zynq-7000 All Programmable SoC with SATA SSD storage by choosing…

      IO-Link Protocol Stack for a Configurable Microprocessor

      IO-Link Protocol Stack for a Configurable Microprocessor

      Aug 7, 201212 years ago

      Embedded World 2013 IO-Link Protocol Stack for a Configurable Microprocessor (download slides)   (download technical paper) A detailed overview over the IO-Link Protocol for Smart Sensors on configurable microprocessors in…

      Xilinx XCELL Journal Issue 81

      Xilinx XCELL Journal Issue 81

      Aug 7, 201212 years ago

      Xperts Corner Xilinx XCELL Journal, Issue 81, 2012 (download PDF) Testing and debugging Zynq SoC Designs with bus functional modelings (BFM).  

      Managing Latency and Bandwidth in HW/SW Co-Processing

      Managing Latency and Bandwidth in HW/SW Co-Processing

      Aug 7, 201212 years ago

      Embedded World 2012 Managing Latency and Bandwidth in HW/SW Co-Processing (download PDF) Metrics and experimental results to guide embedded system engineers during system architecture design and implementation on exemplary embedded…

      Optimizing Latency in Embedded Cloud Computing

      Optimizing Latency in Embedded Cloud Computing

      Aug 7, 201212 years ago

      Desing & Elektronik 2012 Optimizing Latency in Embedded Cloud Computing Motivation for Embedded Cloud Computing : ‘tiny’ embedded systems with huge storage capacity and processing power.

      Configurable Microcontroller Solutions to Counter Obsolescence

      Configurable Microcontroller Solutions to Counter Obsolescence

      Aug 7, 201212 years ago

      Design & Elektronik 2012 Configurable Microcontroller Solutions to Counter Obsolescence (download PDF) The gap between the product lifecycle of Embedded Systems and semiconductor components keeps widening which makes parts obsolescence…

      Elektronik Praxis 17/08/2011

      Elektronik Praxis 17/08/2011

      Aug 7, 201212 years ago

      SBC auf Xilinx-FPGA: Es geht auch ohne Motherboard Elektronik Praxis 17/08/2011 (visit website, german) Ein kompletter Single-Board-Computer mit SATA lässt sich mittlerweile in einem einzigen FPGA-Baustein implementieren. Die hohe Gatterdichte…

      ESC 2011 Boston

      ESC 2011 Boston

      Aug 7, 201212 years ago

      Multi-Core and Real-Time – Making It Work Embedded Systems Conference 2011 in Boston (download PDF) Advanced hardware / software partitioning to map real-time functionality into dedicated programmable hardware.

      Altera System Design Paper

      Altera System Design Paper

      Aug 7, 201212 years ago

      Provisioning Analog I/O in Configurable Systems Altera’s symposium on electronic system design (visit website) Techniques to implement both analog-to-digital and digital-to-analog converters in FPGAs.