Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

      X
      CONTACT MLE

      News

      MLE continues to work with a wide range of partners to develop advanced FPGA-based networking and storage applications, as well as to share our experience and latest research results in seminars as well as webinars. Here we share our latest news and events.

      MLE Adds support for Certified Ubuntu 20.04 LTS for Xilinx Device

      Aug 20, 20213 years ago

      MLE, a Xilinx Preferred PetaLinux Partner since March 2019, has added support for “Certified Ubuntu 20.04 LTS for Xilinx Device”. The Xilinx Certified Ubuntu 20.04 LTS for Xilinx Devices image…

      MLE Adds IEEE 1735 IP Encryption to XAUI/RXAUI Products

      MLE Adds IEEE 1735 IP Encryption to XAUI/RXAUI Products

      Jul 30, 20213 years ago

      The IEEE Standard 1735-2014 is to protect 3rd party Intellectual Property (IP) Cores used in Electronic Design Automation (EDA) tool chains. In collaboration with Siemens EDA MLE has added cryptography…

      High-Level Synthesis for Intel and Xilinx FPGAs

      High-Level Synthesis for Intel and Xilinx FPGAs

      Jul 7, 20213 years ago

      High-Level Synthesis (HLS) is a formidable way to design Domain Specific Architecture blocks in FPGA and can enable “cross-compilation” between different FPGA device families and FPGA device vendors. Please read…

      Zone-Based Automotive Backbones Tunneling PCIe

      Zone-Based Automotive Backbones Tunneling PCIe

      May 24, 20213 years ago

      Missing Link Electronics (MLE) announced today that they are partnering with Fraunhofer Heinrich-Hertz-Institute (HHI) and Fraunhofer Institute for Photonic Microsystems (IPMS) on ultra-reliable, deterministic low-latency transports for automotive networks tunneling…

      Xilinx Adapt EMEA: Automotive, May 18-19, 2021

      Xilinx Adapt EMEA: Automotive, May 18-19, 2021

      Apr 28, 20213 years ago

      MLE will present "Zone-Based Architectures with Auto/TSN on Zynq UltraScale+ MPSoC" at the Xilinx Adapt EMEA: Automotive. This is organized as a Virtual Technical Event in the mornings of May…

      PCI-SIG Virtual Developers Conference 2021

      PCI-SIG Virtual Developers Conference 2021

      Apr 22, 20213 years ago

      MLE participated as sponsor and as a presenter of “Zone-Based Automotive Backbones Tunneling PCIe” at the PCI-SIG Virtual Developers Conference 2021.  (download slides) or visit our technical publications

      Algoblu partners with MLE on FPGA-Based Network Element Virtualization

      Algoblu partners with MLE on FPGA-Based Network Element Virtualization

      Mar 9, 20213 years ago

      Algoblu announced today its Network Element Virtualization (NEV) platform that virtualizes and orchestrates underlying network resources to help carriers offer more application-oriented customized services to both commercial and residential customers.…

      MLE joins PCI-SIG Automotive Workgroup

      MLE joins PCI-SIG Automotive Workgroup

      Feb 5, 20213 years ago

      PCI Express (PCIe) has significant advantages which help to drive innovation towards more eco-friendly and safer vehicles. MLE is a member of PCI-SIG and has been providing technology and solutions…

      Deterministic Networking with TSN-10/25/50/100G

      Deterministic Networking with TSN-10/25/50/100G

      Dec 4, 20204 years ago

      MLE presents “Deterministic Networking with TCP-TSN-Cores for 10/25/50/100 Gigabit Ethernet” in Technical Brief MLE-TB20201203.

      US Patent 10,848,442 for Secure Heterogeneous Packet-Based Transport

      US Patent 10,848,442 for Secure Heterogeneous Packet-Based Transport

      Nov 20, 20204 years ago

      Missing Link Electronics has been awarded US Patent 10,848,442 on Heterogeneous Packet-Based Transport which covers aspects of secure tunneling packets such as PCI Express (PCIe) Transaction-Layer Packets (TLP) over reliable…